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A micro-fabricated parylene-packaged flexible pentacene thin film 
transistor is presented. Different from preceding devices that have 
been reported, this thin film transistor employs parylene as the 
substrate, the gate insulator and also the encapsulation layer. Also, 
this thin film transistor uses pentacene, an organic semiconductor 
with high mobility, as the active material. The transistor consists of 
Au/Cr gates and Au source and drain electrodes and takes a 
bottom-contact configuration.  The freshly made thin film 
transistor shows a hole mobility of 0.084809 cm2/V-s with an on-
off ratio of 104.   
 
Introduction 
 
Vision loss due to retinitis pigmentosa (RP) and age-related macular degeneration 
(AMD) has troubled millions of people around the world. Recently, a retinal prosthesis 
has been developed for the treatment of aged-related blindness. This technology is based 
on the concept of replacing photoreceptor function with an electronic device (1). For this 
technology, a huge amount of electrodes are needed to achieve reasonable or high 
resolutions. A biocompatible and scalable high lead count electrode array for retinal 
prosthesis has been successfully fabricated (2). These electrodes are directly connected to 
the implanted control electronics through metal interconnects. As the resolution increase, 
the number of electrodes and interconnects increase, too. So is the volume of the 
implanted device. One way to reduce the number of metal interconnects and to satisfy the 
small volume constraint is to introduce a multiplexer into the system. This multiplexer 
has to overcome such difficulties as the corrosive environment and integration with the 
metal interconnects and so on.  
 
One revolutionary approach to solve the problem is to explore biocompatible 
electronics that do not require conventional hermetic packaging and, at the same time, 
flexible enough for implantation use.  
 
The combination of organic semiconductor and polymer substrate can serve this 
purpose. Pentacene (C14H22) thin film transistors (TFT) have been fabricated and possess 
a hole mobility up to 2.59 cm2/V-s (3), which is comparable to the popular a-Si:H TFT 
technology.  
 
Pentacene, however, is sensitive to oxygen, so unprotected pentacene transistors are 
vulnerable to even normal environments. It is therefore interesting to use parylene 
(readily a proven biocompatible material) as a pentacene-protecting polymer. Parylene C, 
a widely used MEMS (micro-electro-mechanical system) material, shows great flexibility 
(Young’s modulus ~ 4 GPA), chemical inertness and biocompatibility (4). Parylene C has 
been recognized as a USP Class VI material and its intraocular biocompatibility has been 
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studied (2). In fact, parylene has been and is being studied for both encapsulation layer 
and even as a new gate insulator (5) (6). However, this work reports the first flexible 
parylene-pentacene electronics where parylene is exclusively used as the substrate, gate 
insulator and encapsulation layer. 
 
Device Design  
 
Our TFTs assume bottom-contact configurations. The schematic structure is shown in 
Figure 1.  Pentacene is intolerant to exposure to solvents and other liquids (7). It has been 
demonstrated that the bottom contact configuration gives inferior performance to the top 
contact configuration for a range of deposition conditions and material thickness (8). 
However, the top contact configuration requires shadow masks, which introduces 
difficulties when integrating OTFT processes with standard photolithographic CMOS 
fabrication technology. We chose the bottom contact because of easy process integration.  
However, this brings up another problem, the contact resistance of source and drain. To 
reduce Au contact resistance, very thin Au (30nm ~50nm) without any adhesion layers is 
used (9).  To further reduce contact resistance, we use large contact area. They are 
4mm*1mm, 4mm*0.5mm, 1mm*1mm, 1mm*4mm, and 0.5mm*1mm (width/length). 
Mobility results of these transistors with different geometries of source/drain contacts are 
shown in the Table 1.   
 
 
Figure 1.  Isometric (a) and cross-section (b) views of bottom-contact configuration of 
parylene-packaged flexible pentacene TFTs 
 
 
 
Device Fabrication 
 
The basic technology involved in parylene-packaged pentacene TFT is the 
parylene/metal skin technology (10) (11). The simplified fabrication process is illustrated 
in  Figure 2. The fabrication started with photoresist-coated wafers. A 10-µm parylene-C 
was first deposited as the substrate. A 1,500-angstron Au with 100-angstron Cr was 
thermally deposited and patterned to be the gate. A 0.1-µm parylene-C was then 
deposited as the gate dielectrics. Next, a 500-angstron Au was deposited and patterned as 
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the sources and drain. Then, a 200-nm pentacene (as purchased from Sigma-Aldrich) was 
thermally-evaporated under high vacuum. A 1-µm parylene-C was deposited as top-
protecting layer. Finally, the whole parylene-pentacene TFTs was liftoff from the 
photoresist in a flexible MEMS form, shown in Figure 3. 
 
 
Figure 2. Simplified process flow.  
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Figure 3. Fabricated Parylene film containing pentacene thin-film transistors. (a) 
Released film (b) Closer view 
 
Device Characterization 
 
We obtained the drain and gate characteristics of the thin-film transistor with a probe 
station and the HP4145B semiconductor parameter analyzer. The transistor was measured 
at room temperature. The mobility of charge carrier (µ) in the saturation regime can be 
calculated from the drain current given by the equation.  
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Solving this equation and use a definition of “k” as 
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Equating the slope of the plot DI  versus VG to “k” determines the µ  in the saturation 
regime.  
 
As mentioned before, we have fabricated OTFTs with source and drain electrodes of 
different geometries. The mobility results are show in Table 1. From these values, the 
mobility does not vary a lot for different sizes of source/drain electrodes. However, 
transistors with too small source/drain electrodes show poor performance, according to 
our previous observations.  
 
The best transistor we fabricated shows a mobility of 0.084809 cm2/V-s with an on-
off ratio of 104. Its drain and gate characteristics are shown in Figure 4.   
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Figure 4. Drain (a) and gate (b) characteristics of the fabricated transistors. 
W/L=4000um/2000um 
 
TABLE 1.  Mobilities of transistors with different source/drain electrode area (cm2/V-s). 
sets\area 4mm*2mm 4mm*0.5mm 1mm*1mm 1mm*4mm 1mm*0.5mm 
Set01 0.058707 0.05208 0.046192 0.049484 0.050826
Set02 0.05067 N. A 0.047853 0.050902 0.062866
Set03 0.060771 0.065774 0.062914 0.067255 0.065339
Set04 0.06093 0.061961 0.057696 N. A. 0.051044
Set05 0.047353 0.045827 0.047425 0.050727 N. A.
Set06 0.050896 N. A. 0.050609 0.049328 0.055986
Set07 0.044969 0.042931 0.042062 0.049058 0.047858
 
Conclusion 
 
We fabricated parylene-packaged pentacene thin-film transistors with fully MEMS-
compatible parylene thin-film technology. The pentacene thin-film transistors use 
parylene as the substrate, the gate dielectric and the encapsulation layer, and take the 
bottom contact configurations. The fabricated pentacene thin-film transistor has a 
mobility of 0.084809 cm2/V-s with an on-off ratio of 104. Further bio-implantation tests 
are underway.  
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